


# ZGQ CFL-H/K +1070 MAX-P SYSTEM DIAGRAM


01














## CFL Processor (DDR4)

04


17.19 M\_A DQ[15:0]  
17.19 M\_A DQ[31:16]  
17.19 M\_A DQ[47:32]  
17.19 M\_A DQ[63:48]

Interleave / Non-Interleave



CPU\_CFL\_H\_1440P DDR CHANNEL A

18.20 M\_B DQ[15:0]  
18.20 M\_B DQ[31:16]  
18.20 M\_B DQ[47:32]  
18.20 M\_B DQ[63:48]



CPU\_CFL\_H\_1440P DDR CHANNEL B

Quanta Computer Inc.  
PROJECT : ZGQ

Size Document Number  
CFL 3/7 (DDR4 I/F)  
Date: Monday, March 12, 2018 Sheet 4 of 73



VCCGT


Edge cap  
4x 47uF 0805  
7x 22uF 0603

Backside cap  
10x 10uF 0402  
12x 1uF 0201

## CFL Processor (POWER)

05

Close CPU



Modify 8/15

AH37 VGT\_VSSSENSE TP57  
AH38 VGT\_VCCSENSE TP58

CPU\_CFL-H\_1440P



Quanta Computer Inc.


PROJECT : ZGQ

Size	Document Number	Rev
	CFL 4/7 (POWER)	1A
Date: Monday, March 12, 2018	Sheet	5 of 73



**Follow CFL H EDS page 128 to 45W(GT2): VCCSA=11.1A**

Follow CFL H EDS page 127 45W: VDDQ=3.3A (LPDDR4)






Vcc (VCC\_CORE)


Edge cap  
8 x 47uF 0805Backside cap  
12x 22uF 0603  
42x 10uF 0402  
48x 1uF 0201  
24x 0201 (placeholder)

Follow CFL H EDS page 124 to 45W(GT2): VCC\_CORE=96A


Close CPU




Sense resistor should be placed within 2 inches (50.8 mm) of the processor socket  
Trace Impedance 50 ohm







## CFL-H Processor (RESERVED, CFG)



## Configuration Signals:

The CFG signals have a default value of '1' if not terminated on the board.

CFG[0]	Stall reset sequence after PULL PCU lock until de-asserted	Note that some of the Intel reference designs board might connect CFG[0] to HOOK[2]. This route is not needed on a Oxm board.
CFG[2]	PCI Express Static Lane Reversal	x1 = Normal operation x0 = Lane numbers reversed
CFG[4]	eDP enable	x1 = Disabled x0 = Enabled
CFG[6:5]	PCI Express Bifurcation	x00 = 1 x8 & 2 x4 PCI Express x01 = reserved x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express
CFG[7]	PEG defer training	x1 = PEG train follow RESETB de-asserted x0 = PEG wait for BIOS fro training



Quanta Computer Inc.

PROJECT : ZGQ



Size	Document Number	Rev
	CFL 7/7 (GND)	1A
Date	Monday, March 12, 2018	Sheet 8 of 73






USB 3.0 PORT	
PORT1	USB3 DB_TYPEA-1
PORT2	USB3 DB_TYPEA-2
PORT3	USB3 MB_TYPEA-1
PORT4	NC
PORT5-6	NC
PORT7	NC
PORT8-10	NC






















## PCH Strap Pin




**Quanta Computer Inc.**  
**PROJECT : ZGQ**

Size	Document Number	Rev
	<b>PCH 4/7 (GPIO/MISC)</b>	1.
Date:	Monday, March 12, 2018	Sheet 12 of 73






















+3V\_DEEP\_SUS 2,9,10,11,12,13,14,40  
+1.05V\_DEEP\_SUS 10,11,14  
+VCCIO 2,3,6,26,59,61,64  
+3VPCU 9,10,12,14,35,38,40,44,49,51,53,55,57,58,64,66




**Quanta Computer Inc.**

**PROJECT : ZGQ**


Size	Document Number	Rev
	<b>XDP &amp; APS</b>	1A

Date: Monday, March 12, 2018 Sheet 16 of 73







































Table 5.3 RAMCFG

Strap Pins <small>see Note</small>			RAMCFG Setting Number
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)
H	H	H	7 (0x0007)
L	L	M	8 (0x0008)
L	M	L	9 (0x0009)
L	M	H	10 (0x000A)


Table 4. N17E-G3 GDDR5X Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Data Code Alert	Qual Plan	Status
8 Gb	256Mx32	1.35V	Micron	MT58K256M32-100:A	A-die	0x0	10 Gbps	N/A	Full	Production ready

Table 1. N17E-G1/-G2 GDDR5 Recommended Memories



Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Data Code Alert	Qual Plan	Status
8 Gb	256Mx32	1.35V and 1.55V <sup>2</sup>	Samsung	K4G80125FB-HC25	B-die	0x0	8 Gbps	N/A	Full	Production candidate
		1.35V and 1.5V <sup>2</sup>	Micron	MT51J256M32HF-80:A	A-die	0x1	8 Gbps	N/A	Full	Production candidate
		1.35V and 1.5V <sup>2</sup>	Hynix	H5GQ8H24MJR-R4C	H-die	0x2	8 Gbps	N/A	Full	Post production candidate
		1.35V and 1.55V <sup>2</sup>								

Notes:  
 1. For N17E-Gx, the maximum allowed memory case temperature is 95 °C, as those are our highest end flagship GPUs.  
 2. N17E-Gx runs WCLK up to 3000 MHz with FBVDD=1.35V/1.55V & required to run WCLK > 3000 MHz.




VRAM Table

RAMCFG [2:0]	DESCRIPTION	Vendor	Vendor P/N	Quanta P/N		
0x0	GDDR5 256Mx32 8 GHz	Samsung B die	K4G80325FB-HC25	AKG58WWT509		
0x1	GDDR5 256Mx32 8 GHz	Micron A die	MT51J256M32HF-80 : A	AKG5QGUTL14		
0x2	GDDR5 256Mx32 8 GHz	Hynix M die	H5GQ8H24MJR-R4C	AKG5RFOTW06		



ROM\_CS\_R TP39  
 ROM\_SO TP38  
 ROM\_SI\_R TP36  
 ROM\_SCLK\_R TP35

For ICT test



	STRAP5
G-SYNC	100K PU
None G-SYNC	100K PD







Table 14.3 GPIO Descriptions for GB4-256 Packages

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO2	HVDD0_PWMA_VID	O	PWMA output to control HVM0	O to VBS PWMA output
GPIO1	GCMA0	O	FB Enable for GCs 2.1	O to Sense
GPIO3	GCs_FB_EN	O	FB Enable for GCs 2.1	10 kΩ pull-downs VBS pull-up to 1V8_AIN0, unless data sheet specifies
GPIO4	GPU_EVENT#_PWMA	I	GPU# active signal for GCs 2.1	O to 1VBS output
GPIO5	HVDD0_SRAM_PWMA	O	PWMA output to control the SRAM power supply	O to 1VBS output
GPIO4	GCMA0	O	GPU power sequencing for GCs 2.1	Open Drain VBS pull-up to 1V8_AIN0
GPIO5	VBS_MAH_EN	O	Active Low Frame Lock	10 kΩ pull-up to 1V8_AIN0 VBS pull-up to 1V8_AIN0
GPIO6	AIACK_LCK	I	Active Low Frame Lock	10 kΩ pull-up to 1V8_AIN0
GPIO6	HVDD0_PSE	O	Phase Shedding (see Section 14.2.3)	10 kΩ pull-up to 1V8_AIN0 VBS pull-up to 1V8_AIN0
GPIO7	LED0_FB_PWMA	O	Panel Backlight enable Control signal to turn on a low LED	10 kΩ pull-down
GPIO8	MEM_VDD0_CTL0	O	Memory voltage control	Pull-up/pull-down to set the FBVDD0 power-on voltage



GPIO0	TERM_ALERT	I/O	Active Low Thermal Alert	Open Drain 100 k $\Omega$ pull-up to V <sub>DD</sub> to <u>TPM_ALERT</u>
GPIO10	MMIO_MREQ_CTL	O	Memory MREQ Control	100 k $\Omega$ pull-up to V <sub>DD</sub> to <u>TPM_ALERT</u>
GPIO11	LED_VIO	O	Turn on when pink light LED is present	100 k $\Omega$ pull-up to V <sub>DD</sub> to <u>TPM_ALERT</u>
GPIO12	PWR_LEVEL	I	Power detector for power management	100 k $\Omega$ pull-up to V <sub>DD</sub> to <u>TPM_ALERT</u>
GPIO13	LED_GREEN	O	LED Green (backlight)	100 k $\Omega$ pull-up to V <sub>DD</sub> to <u>TPM_ALERT</u>
GPIO14	HPD_IPTA	I	HPD Input Detect for Camera, see Section 14.3.1.3	100 k $\Omega$ pull-up to V <sub>DD</sub> to <u>TPM_ALERT</u>
GPIO15	ICPM	I	HPD Input Detect for Camera, see Section 14.3.1.3	100 k $\Omega$ pull-up to V <sub>DD</sub> to <u>TPM_ALERT</u>
GPIO16	SVS_FST_RESET_N	I	SVS Fast Reset	100 k $\Omega$ pull-up to V <sub>DD</sub> to <u>TPM_ALERT</u>
GPIO17	HPD_IPTD	I	HPD Input Detect for Camera, see Section 14.3.1.3	100 k $\Omega$ pull-up to V <sub>DD</sub> to <u>TPM_ALERT</u>
GPIO18	HPD_IPTA	I	HPD Input Detect for Camera, see Section 14.3.1.3	100 k $\Omega$ pull-up to V <sub>DD</sub> to <u>TPM_ALERT</u>
GPIO19	IO_VIDIN/STEREO	O	3D VIDIN L/R Signal	100 k $\Omega$ pull-up to V <sub>DD</sub> to <u>TPM_ALERT</u>
GPIO20	HYVDDIO_GND	O	HYVDDIO GND	100 k $\Omega$ pull-up to V <sub>DD</sub> to <u>TPM_ALERT</u>
GPIO21	RASTER_SYNC	I/O	Input when master GPIO output when Slave GPIO	100 k $\Omega$ pull-up to V <sub>DD</sub> to <u>TPM_ALERT</u>
GPIO22	SWAP_RIGHT or ARMADILLO_A1	I/O	SWI SWAP OUTPUT	100 k $\Omega$ pull-up to V <sub>DD</sub> to <u>TPM_ALERT</u>

GPI023	GCAN: GPU_FEX_RST_HOLD#	I/O	GPU PCIe reset-control control signal when master GPU or Output when Slave GPU (L) with more than 2 boards	Open Drain 10 kΩ pull-up to gate VIO100K pin
GPI024	HPO_FFF#	I	Hot plug detect for FFF	Inverted input. See Figure 14.5.1
GPI025	UNUSED	I/O		
GPI026	UNUSED	I/O		
GPI027	HPO_FFC	I	Hot plug detect for FFC	Inverted input. See Figure 14.5.1
GPI028	OC_WARN#HT	I	Over current throttling trigger	GPIO pull-up to VIO_AON
GPI029	ENUP_OUTPUT_CAP	I	Input from power supply	0 to VIB
GPI030	UNUSED	I/O		


GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
OVERT	OVERT	I/O	Catastrophic Over Temperature	100 kΩ pull-up to 3V3_AC








### GPU All power good/GC6 sequence




 <b>Quanta Computer Inc.</b> <b>PROJECT : ZGQ</b>	
Size	Document Number
	<b>N17E-GX -7/9 (MISC)</b>
Date:	Monday, March 12, 2018
Sheet	27 of 73




















Notes:

1. GPU debug pins; not connected to DRAM. See section 7.1.13.



```
Channel 0 <0-31>
MF=0 Non-mirrored
```



### CHANNEL C: 2G/4G GDDR5

Channel 1 <0-31>  
MF=0 Non-mirrored




Table 7-5. GDDR5 Mode F Mapping

GB3-256		Channel 0 0..31		GB3-256		Channel 1 32..63	
CM00	CAS*		CM016	CAS*			
CM01	CKE		CM017	CKE			
CM02	RST*		CM018	RST*			
CM03	RAS*		CM019	RAS*			
CM04	A1_A9		CM020	A1_A9			
CM05	A0_A10		CM021	A0_A10			
CM06	A12_RFU		CM022	A12_RFU			
CM07	AB*		CM023	AB*			
CM08	A6_A11		CM024	A6_A11			
CM09	A7_AB		CM025	A7_AB			
CM10	WE*		CM026	WE*			
CM11	A5_BA1		CM027	A5_BA1			
CM12	A4_BA2		CM028	A4_BA2			
CM13	A2_BA0		CM029	A2_BA0			
CM14	A3_BA3		CM030	A3_BA3			
CM15	CS*		CM031	CS*			
GB3-256 Channel 0 B 1							
CM32	Hot used						
CM33	Hot used						
CM34	DEBUG0						
CM35	DEBUG1						

Notes:

1. GPU debug bus: not connected to DRAM. See section 7.1.1

Notes:

1. GPU debug pins: not connected to DRAM. See section 7-1-13



Channel 0 <0~31>  
MF=1 mirrored

CHANNEL D: 2G/4G GDDR5

Channel 1 <0~31>  
MF=0 Non-mirrored

33

QD0~7

QD8~15

QD16~23

QD24~31

QD56~63

QD48~55

QD40~47

QD32~39

Channel 1 <0~31>  
MF=0 Non-mirrored

FBVDDQ\_MEM

VRAM1

VRAM2

VRAM3

VRAM4

VRAM5

VRAM6

VRAM7

VRAM8

VRAM9

VRAM10

VRAM11

VRAM12

VRAM13

VRAM14

VRAM15

VRAM16

VRAM17

VRAM18

VRAM19

VRAM20

VRAM21

VRAM22

VRAM23

VRAM24

VRAM25

VRAM26

VRAM27

VRAM28

VRAM29

VRAM30

VRAM31

VRAM32

VRAM33

VRAM34

VRAM35

VRAM36

VRAM37

VRAM38

VRAM39

VRAM40

VRAM41

VRAM42

VRAM43

VRAM44

VRAM45

VRAM46

VRAM47

VRAM48

VRAM49

VRAM50

VRAM51

VRAM52

VRAM53

VRAM54

VRAM55

VRAM56

VRAM57

VRAM58

VRAM59

VRAM60

VRAM61

VRAM62

VRAM63

VRAM64

VRAM65

VRAM66

VRAM67

VRAM68

VRAM69

VRAM70

VRAM71

VRAM72

VRAM73

VRAM74

VRAM75

VRAM76

VRAM77

VRAM78

VRAM79

VRAM80

VRAM81

VRAM82

VRAM83

VRAM84

VRAM85

VRAM86

VRAM87

VRAM88

VRAM89

VRAM90

VRAM91

VRAM92

VRAM93

VRAM94

VRAM95

VRAM96

VRAM97

VRAM98

VRAM99

VRAM100

VRAM101

VRAM102

VRAM103

VRAM104

VRAM105

VRAM106

VRAM107

VRAM108

VRAM109

VRAM110

VRAM111

VRAM112

VRAM113

VRAM114

VRAM115

VRAM116

VRAM117

VRAM118

VRAM119

VRAM120

VRAM121

VRAM122

VRAM123

VRAM124

VRAM125

VRAM126

VRAM127

VRAM128

VRAM129

VRAM130

VRAM131

VRAM132

VRAM133

VRAM134

VRAM135

VRAM136

VRAM137

VRAM138

VRAM139

VRAM140

VRAM141

VRAM142

VRAM143

VRAM144

VRAM145

VRAM146

VRAM147

VRAM148

VRAM149

VRAM150

VRAM151

VRAM152

VRAM153

VRAM154

VRAM155

VRAM156

VRAM157

VRAM158

VRAM159

VRAM160

VRAM161

VRAM162

VRAM163

VRAM164

VRAM165

VRAM166

VRAM167

VRAM168

VRAM169

VRAM170

VRAM171

VRAM172

VRAM173

VRAM174

VRAM175

VRAM176

VRAM177

VRAM178

VRAM179

VRAM180

VRAM181

VRAM182

VRAM183

VRAM184

VRAM185

VRAM186

VRAM187

VRAM188

VRAM189

VRAM190

VRAM191

VRAM192

VRAM193

VRAM194

VRAM195

VRAM196

VRAM197

VRAM198

VRAM199

VRAM200

VRAM201

VRAM202

VRAM203

VRAM204

VRAM205

VRAM206

VRAM207

VRAM208

VRAM209

VRAM210

VRAM211

VRAM212

VRAM213

VRAM214

VRAM215

VRAM216

VRAM217

VRAM218

VRAM219

VRAM220

VRAM221

VRAM222

VRAM223

VRAM224

VRAM225

VRAM226

VRAM227

VRAM228

VRAM229

VRAM230

VRAM231

VRAM232

VRAM233

VRAM234

VRAM235

VRAM236

VRAM237

VRAM238

VRAM239

VRAM240

VRAM241

VRAM242

VRAM243

VRAM244

VRAM245

VRAM246

VRAM247

VRAM248

VRAM249

VRAM250

VRAM251

VRAM252

VRAM253

VRAM254

VRAM255

VRAM256

VRAM257

VRAM258

VRAM259

VRAM260

VRAM261

VRAM262

VRAM263

VRAM264

VRAM265

VRAM266

VRAM267

VRAM268

VRAM269

VRAM270

VRAM271

VRAM272

VRAM273

VRAM274

VRAM275

VRAM276

VRAM277

VRAM278

VRAM279

VRAM280

VRAM281

VRAM282

VRAM283

VRAM284

VRAM285

VRAM286

VRAM287

VRAM288

VRAM289

VRAM290

VRAM291

VRAM292

VRAM293

VRAM294

VRAM295

VRAM296

VRAM297

VRAM298

VRAM299

VRAM300

VRAM301

VRAM302

VRAM






**Quanta Computer Inc.**



**PROJECT : ZGQ**

Size	Document Number	Rev
	TBD	1A
Date:	Monday, March 12, 2018	Sheet 34 of 73








## LCD OD E1








support dual mode /0525



To support dual mode (DP++) over DisplayPort through Dongle for HDMI, the circuit shown below is required to be implemented on the motherboard.






change Footprint 10/23  
7/27 change P/B & footprint






## HDMI


## HDMI LEVEL SHIFT



03/09 HDMI series resistor change to 7.5 ohm for impedance







change P/N 9/25 , footprint need check it



**Quanta Computer Inc.**  
PROJECT : ZGQ


Size	Document Number	Rev
	HDMI	1A
Date:	Monday, March 12, 2018	Sheet 37 of 73








```
NOTE:
SNK0_DDC_data/clk ?connect to Zk PU only if SR00 is connected and support HDMI (a.i HDMI
or DP++ connector). Otherwise can be 100k PD.
SNK1_DDC_data ?connect to 100k PD. If SR00 support HDMI, connect as SNK0_CFG1 to GPU
and/or appropriate AUX/DDC demux control
SNK1_DDC_clk ?connect to 100k PD.
```





IF SOME OF GP10s ARE NOT IN USE FOLLOW TABLE BELOW:			
GP10	TERMINATION	POWER-BL	
GP10_0	10K PU		
GP10_1	10K PU	VCC3V3_LC	
GP10_2	10K PU		
GP10_3	10K PU		
GP10_4	10K PU	VCC3V3_LC	
GP10_5	10K PU		
GP10_6	10K PU		
GP10_7	10K PU		
GP10_8	10K PU		
GP10_9	10K PU	VCC3V3_TBT_EX	
GP10_10	10K PU		
GP10_11	10K PU		
GP10_12	10K PU		
GP10_13	10K PU	VCC3V3_TBT_EX	
GP10_14	10K PU		
GP10_15	10K PU	VCC3V3_TBT_EX	
GP10_16	10K PU		
GP10_17	10K PU		
GP10_18	10K PU		
GP10_19	10K PU		
GP10_20	10K PU		
GP10_21	10K PU		
GP10_22	10K PU		
GP10_23	10K PU		
GP10_24	10K PU		
GP10_25	10K PU		
GP10_26	10K PU		
GP10_27	10K PU		
GP10_28	10K PU		
GP10_29	10K PU		
GP10_30	10K PU		
GP10_31	10K PU		
GP10_32	10K PU		
GP10_33	10K PU		
GP10_34	10K PU		
GP10_35	10K PU		
GP10_36	10K PU		
GP10_37	10K PU		
GP10_38	10K PU		
GP10_39	10K PU		
GP10_40	10K PU		
GP10_41	10K PU		
GP10_42	10K PU		
GP10_43	10K PU		
GP10_44	10K PU		
GP10_45	10K PU		
GP10_46	10K PU		
GP10_47	10K PU		
GP10_48	10K PU		
GP10_49	10K PU		
GP10_50	10K PU		
GP10_51	10K PU		
GP10_52	10K PU		
GP10_53	10K PU		
GP10_54	10K PU		
GP10_55	10K PU		
GP10_56	10K PU		
GP10_57	10K PU		
GP10_58	10K PU		
GP10_59	10K PU		
GP10_60	10K PU		
GP10_61	10K PU		
GP10_62	10K PU		
GP10_63	10K PU		
GP10_64	10K PU		
GP10_65	10K PU		
GP10_66	10K PU		
GP10_67	10K PU		
GP10_68	10K PU		
GP10_69	10K PU		
GP10_70	10K PU		
GP10_71	10K PU		
GP10_72	10K PU		
GP10_73	10K PU		
GP10_74	10K PU		
GP10_75	10K PU		
GP10_76	10K PU		
GP10_77	10K PU		
GP10_78	10K PU		
GP10_79	10K PU		
GP10_80	10K PU		
GP10_81	10K PU		
GP10_82	10K PU		
GP10_83	10K PU		
GP10_84	10K PU		
GP10_85	10K PU		
GP10_86	10K PU		
GP10_87	10K PU		
GP10_88	10K PU		
GP10_89	10K PU		
GP10_90	10K PU		
GP10_91	10K PU		
GP10_92	10K PU		
GP10_93	10K PU		
GP10_94	10K PU		
GP10_95	10K PU		
GP10_96	10K PU		
GP10_97	10K PU		
GP10_98	10K PU		
GP10_99	10K PU		
GP10_100	10K PU		
GP10_101	10K PU		
GP10_102	10K PU		
GP10_103	10K PU		
GP10_104	10K PU		
GP10_105	10K PU		
GP10_106	10K PU		
GP10_107	10K PU		
GP10_108	10K PU		
GP10_109	10K PU		
GP10_110	10K PU		
GP10_111	10K PU		
GP10_112	10K PU		
GP10_113	10K PU		
GP10_114	10K PU		
GP10_115	10K PU		
GP10_116	10K PU		
GP10_117	10K PU		
GP10_118	10K PU		
GP10_119	10K PU		
GP10_120	10K PU		
GP10_121	10K PU		
GP10_122	10K PU		
GP10_123	10K PU		
GP10_124	10K PU		
GP10_125	10K PU		
GP10_126	10K PU		
GP10_127	10K PU		
GP10_128	10K PU		
GP10_129	10K PU		
GP10_130	10K PU		
GP10_131	10K PU		
GP10_132	10K PU		
GP10_133	10K PU		
GP10_134	10K PU		
GP10_135	10K PU		
GP10_136	10K PU		
GP10_137	10K PU		
GP10_138	10K PU		
GP10_139	10K PU		
GP10_140	10K PU		
GP10_141	10K PU		
GP10_142	10K PU		
GP10_143	10K PU		
GP10_144	10K PU		
GP10_145	10K PU		
GP10_146	10K PU		
GP10_147	10K PU		
GP10_148	10K PU		
GP10_149	10K PU		
GP10_150	10K PU		
GP10_151	10K PU		
GP10_152	10K PU		
GP10_153	10K PU		
GP10_154	10K PU		
GP10_155	10K PU		
GP10_156	10K PU		
GP10_157	10K PU		
GP10_158	10K PU		
GP10_159	10K PU		
GP10_160	10K PU		
GP10_161	10K PU		
GP10_162	10K PU		
GP10_163	10K PU		
GP10_164	10K PU		
GP10_165	10K PU		
GP10_166	10K PU		
GP10_167	10K PU		
GP10_168	10K PU		
GP10_169	10K PU		
GP10_170	10K PU		
GP10_171	10K PU		
GP10_172	10K PU		
GP10_173	10K PU		
GP10_174	10K PU		
GP10_175	10K PU		
GP10_176	10K PU		
GP10_177	10K PU		
GP10_178	10K PU		
GP10_179	10K PU		
GP10_180	10K PU		
GP10_181	10K PU		
GP10_182	10K PU		
GP10_183	10K PU		
GP10_184	10K PU		
GP10_185	10K PU		
GP10_186	10K PU		
GP10_187	10K PU		
GP10_188	10K PU		
GP10_189	10K PU		
GP10_190	10K PU		
GP10_191	10K PU		
GP10_192	10K PU		
GP10_193	10K PU		
GP10_194	10K PU		
GP10_195	10K PU		
GP10_196	10K PU		
GP10_197	10K PU		
GP10_198	10K PU		
GP10_199	10K PU		
GP10_200	10K PU		
GP10_201	10K PU		
GP10_202	10K PU		
GP10_203	10K PU		
GP10_204	10K PU		
GP10_205	10K PU		
GP10_206	10K PU		
GP10_207	10K PU		
GP10_208	10K PU		
GP10_209	10K PU		
GP10_210	10K PU		
GP10_211	10K PU		
GP10_212	10K PU		
GP10_213	10K PU		
GP10_214	10K PU		
GP10_215	10K PU		
GP10_216	10K PU		
GP10_217	10K PU		
GP10_218	10K PU		
GP10_219	10K PU		
GP10_220	10K PU		
GP10_221	10K PU		
GP10_222	10K PU		
GP10_223	10K PU		
GP10_224	10K PU		
GP10_225	10K PU		
GP10_226	10K PU		
GP10_227	10K PU		
GP10_228	10K PU		
GP10_229	10K PU		
GP10_230	10K PU		
GP10_231	10K PU		
GP10_232	10K PU		
GP10_233	10K PU		
GP10_234	10K PU		
GP10_235	10K PU		
GP10_236	10K PU		
GP10_237	10K PU		
GP10_238	10K PU		
GP10_239	10K PU		
GP10_240	10K PU		
GP10_241	10K PU		
GP10_242	10K PU		
GP10_243	10K PU		
GP10_244	10K PU		
GP10_245	10K PU		
GP10_246	10K PU		
GP10_247	10K PU		
GP10_248	10K PU		
GP10_249	10K PU		
GP10_250	10K PU		
GP10_251	10K PU		
GP10_252	10K PU		
GP10_253	10K PU		
GP10_254	10K PU		
GP10_255	10K PU		
GP10_256	10K PU		
GP10_257	10K PU		
GP10_258	10K PU		
GP10_259	10K PU		
GP10_260	10K PU		
GP10_261	10K PU		
GP10_262	10K PU		
GP10_263	10K PU		
GP10_264	10K PU		
GP10_265	10K PU		
GP10_266	10K PU		
GP10_267	10K PU		
GP10_268	10K PU		
GP10_269	10K PU		
GP10_270	10K PU		
GP10_271	10K PU		
GP10_272	10K PU		
GP10_273	10K PU		
GP10_274	10K PU		
GP10_275	10K PU		
GP10_276	10K PU		
GP10_277	10K PU		
GP10_278	10K PU		
GP10_279	10K PU		
GP10_280	10K PU		
GP10_281	10K PU		
GP10_282	10K PU		
GP10_283	10K PU		
GP10_284	10K PU		
GP10_285	10K PU		
GP10_286	10K PU		
GP10_287	10K PU		
GP10_288	10K PU		
GP10_289	10K PU		
GP10_290	10K PU		
GP10_291	10K PU		
GP10_292	10K PU		
GP10_293	10K PU		
GP10_294	10K PU		
GP10_295	10K PU		
GP10_296	10K PU		
GP10_297	10K PU		
GP10_298	10K PU		
GP10_299	10K PU		
GP10_300	10K PU		
GP10_301	10K PU		
GP10_302	10K PU		
GP10_303	10K PU		
GP10_304	10K PU		
GP10_305	10K PU		
GP10_306	10K PU		
GP10_307	10K PU		
GP10_308	10K PU		
GP10_309	10K PU		
GP10_310	10K PU		
GP10_311	10K PU		
GP10_312	10K PU		
GP10_313	10K PU		
GP10_314	10K PU		
GP10_315	10K PU		
GP10_316	10K PU		
GP10_317	10K PU		
GP10_318	10K PU		
GP10_319	10K PU		
GP10_320	10K PU		
GP10_321	10K PU		
GP10_322	10K PU		
GP10_323	10K PU		
GP10_324	10K PU		
GP10_325	10K PU		
GP10_326	10K PU		
GP10_327	10K PU		
GP10_328	10K PU		
GP10_329	10K PU		
GP10_330	10K PU		
GP10_331	10K PU		
GP10_332	10K PU		
GP10_333	10K PU		
GP10_334	10K PU		
GP10_335	10K PU		
GP10_336	10K PU		
GP10_337	10K PU		
GP10_338	10K PU		
GP10_339	10K PU		
GP10_340	10K PU		
GP10_341	10K PU		
GP10_342	10K PU		
GP10_343	10K PU		
GP10_344	10K PU		
GP10_345	10K PU		
GP10_346	10K PU		
GP10_347	10K PU		
GP10_348	10K PU		
GP10_349	10K PU		
GP10_350	10K PU		
GP10_351	10K PU		
GP10_352	10K PU		
GP10_353	10K PU		
GP10_354	10K PU		
GP10_355	10K PU		
GP10_356	10K PU		
GP10_357	10K PU		
GP10_358	10K PU		
GP10_359	10K PU		
GP10_360	10K PU		
GP10_361	10K PU		
GP10_362	10K PU		
GP10_363	10K PU		
GP10_364	10K PU		
GP10_365	10K PU		
GP10_366	10K PU		
GP10_367	10K PU		
GP10_368	10K PU		
GP10_369	10K PU		
GP10_370	10K PU		
GP10_371	10K PU		
GP10_372	10K PU		
GP10_373	10K PU		
GP10_374	10K PU		
GP10_375	10K PU</		



## TBT(Apline Ridge Power)














# BC1.2 -USB3.0


Part Number	Description
AL002544001	TPS2544RTER


43

USB\_BC\_ON(Low)-->ILIM\_L  
USB\_BC\_ON(High)-->ILIM\_H



## USB 3.0 (UB3)







**Quanta Computer Inc.**  
PROJECT : ZGQ

Size	Document Number	Rev
	USB2.0*1/USB3.0*3/BC1.2	1A
Date:	Monday, March 12, 2018	Sheet 43 of 73





### DC-DET circuit(ADO)















## B



## A



## L







# NGFF\_M.2 SSD #2 (NGF) Only for PCIe SSD

change footprint and P/N  
9/25

48







**Quanta Computer Inc.**

**PROJECT : ZGQ**

Size	Document Number	Rev
	<b>NGFF SSD #2</b>	1A
Date:	Monday, March 12, 2018	Sheet 48 of 73







SM Bus 1	Battery
SM Bus 2	TBT3 PD/Subwoofer/Thermal Sensor
SM Bus 3	LED PWM/Audio AMP
SM Bus 4	




## CPU FAN (THM)




## GPU FAN (THM)




## Xbox




## Tobii




## CPU Thermal Sensor, Local CPU Thermal Sensor







## Power BUTTON











### Plastic KB(Z=5.8mm)






54 TP-LED-DRV  
54 ID2\_LED

+5V\_MCU  
R537  
TP47  
short\_0402  
52 XSDI  
52 XCLK  
XSDO  
ENZ  
XSDI  
XCLK  
R786  
300\_4  
modify Rext value 10/20  
Rext 1.2K-->15mA, 300 ohm -->60mA (MAX)


U21  
P2501NHC0

18 R788  
17 R789  
16 R790  
15 R791  
14 LED\_D\_R  
13 LED\_C\_G  
12 LED\_D\_R  
11 LED\_C\_G  
10 LED\_C\_G  
9 LED\_C\_G  
8 LED\_C\_R  
7 LED\_B\_G


19 XSDO  
20 ENZ  
21 REXT  
22 VCC  
23 XSI  
24 XCLK  
25 EPAD  
XLE  
OUT0  
OUT1  
OUT2  
OUT3  
OUT4  
OUT5  
OUT6  
OUT7  
OUT8  
GND  
OUT9  
LED\_D\_R  
LED\_C\_G  
LED\_C\_R  
LED\_B\_G




```
reversal KBL pin defined 8/9
update CN24 footprint & P/N 9/25
change KBL P/N 10/18
```

 <b>Quanta Computer Inc.</b> <b>PROJECT : ZGQ</b>	
Size	Document Number <b>KeyBoard</b>
Date: Monday, March 12, 2018	Sheet 53 of 73 Rev 1A







## Macro Key LED




### Base backlight for ID2

























Quanta Computer Inc.


PROJECT : ZGQ

Size	Document Number	Rev
	<b>+1V_S5 (RT8237CZQW_2)</b>	1A

Date: Monday, March 12, 2018

Sheet 59 of 73






OCP=18A  
L ripple current  
= $(19-1.2)*1.2/(1u*500k*19)$   
=2.248A  
Vtrip= $18-(2.248/2)*4.9mohm$   
=82.691mV  
Rlimit= $82.691mV/5uA*10=165.38Kohm$


DDR=1.2V  
R1=7.87K/F\_4  
R2=10K/F\_4

	S3	S5	VDDQ	VTTREF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

+2.5VSUS  
2.5Volt +/- 5%  
TDC : 0.79A  
PEAK : 1.06A  
Width : 40mil



+2.5VSUS




TDC : 0.15A  
PEAK : 0.2A  
Width : 20mil



+VIN 36,44,57,59,60,62,63,64,65,66,71  
 +VCC\_CORE 7,62  
 +VCC\_SA 6,63  
 +5V\_5S 41,50,52,53,56,58,60,62,63,65,66,67,68,69,71  
 +3V 2,8,10,11,13,17,18,19,20,26,35,36,37,38,39,40,44,45,46,47,48,49,50,51,52,56,58,59,60,64,69,70,71  
 +1V\_5S9 6,59  
 +VCCIO 2,3,8,16,28,59,64

For H62 sku




### CFL-H62 & (K SKU= H62\*1.25) (4+1 Phase)


VCORE	VCCSA
Icc TDC : 96A (K=100A)	Icc TDC : 10A
Icc Max : 128A (K=160A)	Icc Max : 11.1A
OCp : 166A(K=208A)	OCp : 14A
VCORE L/L :	VCORE L/L :
R_DC_LL : 1.8mV/A	R_DC_LL : 10.3mV/A
R_AC_LL : 1.8mV/A	R_AC_LL : 10.3mV/A

Item	Location	K SKU
Ra	PR51	CS41272FB19 127K ohm
Rb	PR459	CS33742FB17 37.4K ohm














+3VPCU 8,10,12,14,16,35,38,40,44,49,51,53,55,57,58,66  
 +1.8V\_S5 14,58,71  
 +1.8V 27,28,44,45  
 +3V 2,3,10,11,13,17,18,19,20,26,35,36,37,38,39,40,44,45,46,47,48,49,50,51,52,56,58,59,60,61,69,70,71  
 +3V\_LDO 58

+VN 35,41,57,58,59,60,61,62,63,65,66,69,71  
 +3V 27,44,45,47,50,52,56,58  
 +VCCIO 2,3,6,10,26,59,61  
 +2.5V 60




### Thermal protection


- (1) Need fine tune for thermal protect point
- (2) Note placement position TEMP=85C









Panel POWER (TPS61087)



Discharge Circuit For +12V\_FAN




Discharge Circuit For +Vin\_Panel














RT8816AGQW	
PSI	Mode
<0.4V	1 Phase DCM
0.8V-1V	1 Phase CCM
1.4V-5.5V	2/3 Phase CCM

## NV Config Setting

R1	6.19K
R2	20.5K
R3	4.32K
R4	16.5K
R5	0.309K
C	4.7nF



N17E-G2 (115W)  
1070 MAX P

NVDDDS  
EDP-Continuous:27A  
EDP-Peak:53.7A  
OCP:60A

N17E-G2 (90W)  
1070 MAX Q

NVVDDS  
EDP-Continuous:21.3A  
EDP-Peak:37.33A  
OCP:60A

N17E-G1 (TGP78W)  
1060 MAX P

```
NVVDSS
EDP-Continuous:18A
EDP-Peak:30.7A
OCP:60A
```



# VGA Core - FBVDDQ\_MEM


69

+VIN 35,44,57,58,59,60,61,62,63,64,65,66,71  
+VIN\_GPU\_TOTAL 67,68  
FBVDDQ\_MEM 21,22,23,28,30,31,32,33  
+V\_V 41,50,52,53,56,58,60,61,62,63,65,66,67,68,71  
+1.8V\_AON 21,24,25,26,27,28,66,68,71  
+V\_V 2,9,10,11,13,17,18,19,20,26,36,37,38,39,40,44,45,46,47,48,49,50,51,52,56,58,59,60,61,64,70,71


RT8816AGQW	
PSI	Mode
<0.4V	1 Phase DCM
0.8V-1V	1 Phase CCM
1.4V-5.5V	2/3 Phase CCM

MEM_VDD_CTRL	FBVDDQ_MEM
1	1.55V/1.5V
0	1.35V

FBVDDQ_MEM	R1	R2
1.55V	35.7K (CS33572FB13)	53.6K (CS35362FB17)
1.5V	30.9K (CS33092FB06)	69.8K (CS36982FB11)







Request from Nvidia






Quanta Computer Inc.

PROJECT : ZGQ


Size	Document Number	Rev 1A
Current Sense		
Date:	Monday, March 12, 2018	Sheet 70 of 73













Power Tree Table





Model	Date	CHANGE LIST
ZGQ REV:A	8/29	1. FIRST RELEASED
ZGQ REV:B	9/20	1.page98 stuff R827 and R828 follow CR8 2.page98/46 change to BT to Port14 for CNVI 3.page10 stuff R988 and R989 for BOM issue , minor CON3 to correct pin defined 4.page11 Del unnecessary parts,C1218,C1219,C1219,C1216,C1209,C1212,C1212,C1215,C1228,C1229,C1226,C1227,C1235,C1237,C1250,C1234,R586,R592 and net PLT_E2 5.page14 stuff R322 for internal LDO1.BV mode 6.page20 unstuff R507/R486 and stuff R485,R503 for DIMM B1 identify issue 7.page26 change to GPIO15 for Nvidia GPIO table 8.page57-72 update power circuit 9/20 9.page35 MC_VCC change to 3.3V
	9/22	1.page62 LED Keyboard N-MOS type change N-MOS type to P-MOS 9/21 to P-MOS
	9/25	1.page38/40 update TBT P/N to ASUSL560U4 2.page40 correct VGA GPIO15 and GPIO18 3.page62 change PC327 to 0603 size 4.page41 Modify TBT3 PD control circuit 5.page47/48 update CN20/CN23 footprint and P/N 6.page63 update CN16/CN11/CN8 footprint and P/N
	9/26	1.page66 Change I/O board pin defined and connector to 44pin 2.page36 change U9 EN pin to +3V
	9/29	1.page1011/46 Modify CNVI circuit for Intel checklist
	10/3	1.page12 change USB footprint name to sc8b7_9-1_27 2.page50 Add R1210 for XBOX RESET 3.page46 Add R1211 for CNVI 4.page57-72 update power circuit
	10/5	1.page50 Mirror CN10 pin defined 2.Add cap for ESD sensitive Nets 3.page57-72 update power circuit 4.page11/46 Add R1214/R1212/R1216/R1217 for CNVI BT
	10/13	1.page45 Add 4 VGA Strapnel 2.page57-72 update power circuit 3.page43 update USB connector P/N and footprint
	10/16	1.page39 Add PD for TBT2_DP_HPO 2.page55 change crystal cap from 18p to 15p 3.page27 change crystal cap from 18p to 12p 4.page45 change U17 Pin16-Pin20 to GND and Modify Hole
	10/17	1.page45 Del SPAD17 and modify Hole13-19 2.page68 Change PR224 from input to output for +5V_SS,Change PR218 from input to output for +5V,Change PR80 from input to output for +3V_SS,Change PR70 from input to output for +3V and Change PR494 from input to output for +5V_SS_TYPEC
	10/18	1.page13 Add R1219 for intel#571006 2.page10 Add R1220,R1221 and Q102 for CNVI intel#571006
	10/19	1.page10 Modify level shift circuit for CNVI 2.page48 Change SW3 P/N 3.page54 Change CN22 P/N
	10/20	1.page39 correct the WAKE circuit for TBT 2.page10/11 change NRESET to 1.8V GPP_J10 3.page63 change LED resistor to 2.2 ohm 4.page16 connect NBSWON# to APS connector
	10/21	1.page36 change DP connector footprint
	10/24	1.page41 Ti suggest RPD_G1/RPD_G2 to GND directly 2.page49 Change R364 and R351 to 100K ohm for S5 leakage
	10/25	1.BOM update
ZGQ REV:C	11/15	1.page14 change VCCDSW to +3V_DEEP_SUS for S5 leakage 2.page6/41 change Typenc USB2.0 to PD control
		1.BOM update
	11/29	2.page13/39 stuff R331 and D74_unstuff R1087 and R1089 for TBT FLUG EVENT
	11/30	1.page49 U23 pin 122 change to ADP_Board_ID and DDR4_SUSON_2V5 move to pin126
	12/01	1.page49 Add R1233 for DFM REVIEW
	12/04	1.page9 Remove Resistor of Typenc USB2.0 for layout
	12/05	2.page18 change CPU footprint to legal440 intel dth
	12/05	1.page6/41 change USB2.0 directly from PCW to Typenc connector
ZGQ REV:D	12/07	1.BOM update
	12/08	1.page27 change V4 cap to 10P for vendor request
		2.page53 Stuff C551,C669,C603,C641,C521 and C531 for KB ESD
	12/19	1.page11 Add D99 for ESD
	12/25	1.page55 Add circuit for EMI
	12/26	1.Change some dohm to short pad
		2.Change WIFI nuts to MEXX5001010 for ME
	12/29	1.update BOM 2.updates the Block Diagram 3.page2 Add C1396 for Acer request 4.page35 Add R1246/R1247/C1394/C1395 for Acer request
		5.page14 Correct TBT USB2.0
	01/05	1.stuff 47u at C708,C653,C652,C656,C628,C614,C618,C630 for VGA
	01/10	1.page39 stuff R1085 and unstuff R1231 for TBT_WAKE#
	01/25	1.page62 Change PL13, PL14, PL16, PL17 to CV+22#(M217 (panasonic) for EMI issue. 2.page66 Change PC798 to CHS474K1804 (0.047U/25V +/-10% X7R 0402) for system hang up
ZGQ REV:E	02/01	1.page48 modify R364 to 10K ohm for boot issue and unstuff R351 for cost down 2.page611/139/48 Swap PCIe port between TBT3 and PCIe S302 for PCIe RND issue 3.page57 Reserve PR497 and PR498 for battery 3S1P test
	02/02	1.Change some dohm to short pad
	02/05	1.page10 change CON0 footprint to bat-aaa-bat-046-k03-3p-smt 2.Change 0 ohm to short pad: PR490, PR187, PR72, PR78, PR422
	02/07	1.page65 change PR10 and PR190 from short pad to 0 ohm
	02/09	1.page65 change PU6 and PU26 from AL061087000 to AL061087001
ZGQ REV:F	03/02	1.page37 HDMI series resistor change to 10 ohm for impedance 2.page64 change CN22 to DFC145R7018 for SMT
	03/05	1.page35 Add C1402 and C1403 for EMI 2.page44 change C919 and C920 to 33p for EMI 3.page10/44 change C1008 and C1207 to 47p for EMI
	03/06	1.page49 modify R1230 PD resistor to 4.7K for ADP issue
		2.page44 change C919 and C920 to 47p for EMI
	03/07	1.page45 Add SPR1 and SPR2 for EM
		1.page57 Reserve PR500 & PR499 for 3S1P plug out issue
	03/12	1.page45 Add SPR1 and SPR2 for EM












Model	Date	CHANGE LIST
ZGQ REV:A	8/29	1. FIRST RELEASED
ZGQ REV:B	10/17	1.page1 Unstuff D1,D2,D3 and D4
	11/28	1.page1 Change Resistor from 0603 to 0402
	11/29	1.page1 Del SPAD2
	12/05	1.page1 stuff D1,D2,D3 and D4
	12/26	1.page1 change SPAD4 for ESD
<div><div><div><div>Size</div><div>Document Number</div><div>Date: Tuesday, December 26, 2017</div></div><div><div><div>Change list</div><div>Sheet 2 of 2</div></div><div><div>Rev 1A</div></div></div></div><div><div>Quanta Computer Inc.</div><div>PROJECT : ZGQ</div></div></div>		



update CN2075 P/N 10/18  
update CN2075 P/N and footprint 10/12



Mirror to MB






Quanta Computer Inc.  
PROJECT : ZGQ

Size	Document Number	Rev
	ZGQ KB TRASN	1A
Date:	Friday, October 20, 2017	Sheet 1 of 2




Model	Date	CHANGE LIST
ZGQ REV:A	8/29	1. FIRST RELEASED
ZGQ REV:B	10/16	1.page1 change CN1,CN2077,CN2075 P/N and footprint
	10/17	1.page1 Add SPAD1
	10/20	1.page1 change SPAD1 footprint






Add LED10/12  
Modify circuit 10/18

Need Button\*6



## Hole








Model	Date	CHANGE LIST
ZGQ REV:A	8/29	1. FIRST RELEASED
ZGQ REV:B	10/18	1.page1 Modify LED circuit
	10/19	1.page1 Modify Hole
	10/20	1.page1 Modify Hole
ZGQ REV:C	12/26	1.Remove LED7-12 circuit for ME




51619-0080N-001




**Mirror to MB**








HOLE1  
\*h-c118d118n



HOLE2  
\*h-o134x110d134x110n



stuff D4 for ZGX ESD 12/29



**Quanta Computer Inc.**

**PROJECT : ZGQ**


Size	Document Number	Rev
	<b>Cayman Power Board</b>	1A
Date:	Friday, December 29, 2017	Sheet 1 of 1



Model	Date	CHANGE LIST
ZGQ REV:A	8/29	1. FIRST RELEASED
ZGQ REV:B	10/18	1.page1 Modify LED circuit
	10/20	1.page1 Modify Hole
ZGQ REV:C	12/27	1.page1 Del Hole3
	12/29	1.page1 stuff D4 for ZGX ESD




## Audio/USB Board Conn




change IO connector P/N and footprint 10/12

**Hole (OTH)**



## USB 3.0 (UB3)




C1 State	Channel type	Upstream RX EQ[1]	Upstream TX DE[2]	OS[3]
HIGH	Long	9 dB	-5.3 dB	1100 mV
OPEN	Medium	6 dB	-3.1 dB	1000 mV
LOW	Short	3 dB	0 dB	900 mV


C2 State	Channel type	Upstream RX EQ[1]	Upstream TX DE[2]	OS[3]
HIGH	Long	9 dB	-5.3 dB	1100 mV
OPEN	Medium	6 dB	-3.1 dB	1000 mV
LOW	Short	3 dB	0 dB	900 mV

[1] EQ is the input receiver equalization gain  
[2] DE is the transmit output signal de-emphasis gain  
[3] OS is the transmit output differential voltage







## Headphone AMP



**MIC**



H.P






Model	Date	CHANGE LIST
ZGQ REV:A	8/29	1. FIRST RELEASED
ZGQ REV:B	10/16	1.page1 change CN1 to 44 pin for cost down 2.page2 change CN4/CN5 P/N and footprint 3.Page1 change CN1 pin45/46 to AGND
	10/17	1.page1 stuff R72 and R73 for USB issue
ZGQ REV:C	10/17 4/8	1.page2 stuff R70 for EMI 1. R54 and R59 change to 120R for S3 S4 Restart headset bobo issue. 2. C33 and C35 change to 0R for S3 S4 Restart headset bobo issue. 3. R30 and R31 change to 2.2U for S3 S4 Restart headset bobo issue. 4. R29 and R32 change to NC for S3 S4 Restart headset bobo issue. 5. R70 change to 0.1u for Headset have high frequency noise when system copy file copy file from LAN to USB.




## Audio/USB Board Conn




change IO connector P/N and footprint 10/12

**Hole (OTH)**



## USB 3.0 (UB3)




C1 State	Channel type	Upstream RX EQ[1]	Upstream TX DE[2]	OS[3]
HIGH	Long	9 dB	-5.3 dB	1100 mV
OPEN	Medium	6 dB	-3.1 dB	1000 mV
LOW	Short	3 dB	0 dB	900 mV



C2 State	Channel type	Upstream RX EQ[1]	Upstream TX DE[2]	OS[3]
HIGH	Long	9 dB	-5.3 dB	1100 mV
OPEN	Medium	6 dB	-3.1 dB	1000 mV
LOW	Short	3 dB	0 dB	900 mV

[1] EQ is the input receiver equalization gain  
[2] DE is the transmit output signal de-emphasis gain  
[3] OS is the transmit output differential voltage







## Headphone AMP



**MIC**



H.P





Model	Date	CHANGE LIST
ZGQ REV:A	8/29	1. FIRST RELEASED
ZGQ REV:B	10/16	1.page1 change CN1 to 44 pin for cost down 2.page2 change CN4/CN5 P/N and footprint 3.Page1 change CN1 pin45/46 to AGND
	10/17	1.page1 stuff R72 and R73 for USB issue
	10/17	1.page2 stuff R70 for EMI